| This is the talk page for discussing improvements to the Apple M4 article. This is not a forum for general discussion of the article's subject. |
Article policies
|
| Find sources: Google (books · news · scholar · free images · WP refs) · FENS · JSTOR · TWL |
 | This article is rated Start-class on Wikipedia's content assessment scale. It is of interest to the following WikiProjects: | |||||||||||||||||||||||
| ||||||||||||||||||||||||
Infobox CPU - Memory
editApple reported M4 uses a memory subsystem with 120GB/s bandwidth, but Apple didn't indicate what type of memory to use. Apple's M3 used LPDDR5 with 6400 Million Transfer per second (MT/s) and 128-bit bus in its memory subsystem, and it had 100(102.4)GB/s bandwidth. Based on this, if Apple's M4 didn't increase its bus width. Then M4 must have a higher transfer rate to reach the bandwidth of 120GB/s. The transfer rate should be 7500MT/s. But some technical reports indicated LPDDR5 only support 6400MT/s, and Micron's part catalogs showed theirs LPDDR5 can support clock at 3750MHz, equal to 7500MT/s. Does anyone have a more detailed source that can point out what type of memory the M4 uses, or how to differentiate between LPDDR5/5X? Lansmi (talk) 23:14, 21 June 2024 (UTC)